HOME Prise de donnees MML Controle commande Simulations Notes Hardware Ligne X Laser Interaction Diagnostiques Synchronisation
Synchronisation
  Elog synchro, Page 2 of 7  Not logged in ThomX    logo
Entry   Entered by Nicolas Delerue from 80.119.21.73 on Mon Dec 13 17:52:57 2021; Intervention IHM retards déclenchement 
Entry   Entered by Nicolas Delerue from 80.119.21.73 on Fri Dec 17 20:26:12 2021; Synchro éteinte 
Entry   Entered by Nicolas Delerue from 80.119.21.73 on Tue Jan 4 15:26:37 2022; Tous les DEG avaient été réinitialisés... 
Entry   Entered by Super Team from 134.158.195.141 on Fri Jan 14 10:44:08 2022; Démarrage des DS des générateurs de retard 
    Reply   Entered by Super Team from 134.158.195.141 on Fri Jan 14 10:44:08 2022; RE: Démarrage des DS des générateurs de retard 
Entry   Entered by Nicolas Delerue from 134.158.195.144 on Fri Feb 4 15:25:32 2022; Trigger RDPY etait sur SSE 
Entry   Entered by Moutardier Alexandre from 134.158.195.142 on Mon Feb 14 10:15:13 2022; Recette synchro 
Entry   Entered by Vincent Chaumat from 134.158.88.158 on Tue Mar 1 16:58:19 2022; Signaux de déclenchement 
Entry   Entered by Vincent Chaumat from 134.158.88.158 on Wed Aug 24 09:59:25 2022; Modif synchro  22-08-2022-8M.pngJitter_ThomX_125Mhzring-Timing_DG1.jpg
Entry   Vincent; synchro ep anneau 
Entry   Entered by Nicolas Delerue from 134.158.195.144 on Thu Dec 8 10:45:18 2022; Sythetiser statust added to PlateformeIHM 
Entry   Entered by Nicolas Delerue from 134.158.195.144 on Thu Jan 12 12:09:20 2023; Cable temporaire pour tests Anneau 
Entry   Entered by Super Team from 134.158.195.141 on Wed Oct 18 17:39:42 2023; shift du 18 octobre 2023 
Entry   VC; Mesure jitter 5000MHz 
Entry   Entered by Vincent Chaumat from 134.158.76.115 on Thu Oct 26 17:00:50 2023; Schéma de synchro au 26-10-2023 Synoptique_synchro_2023-octobre.pptx
Entry   VC; Cablage 500MHz li +mixer500li 500ri 
Entry   Entered by Vincent Chaumat from 134.158.76.115 on Fri Nov 24 14:12:25 2023; Liste des signaux de synchro et de cables utilisés 
Entry   VC, ND; Intervention synchro 
Entry   VC, ND; Test programme CPLD linac_scan_freq_good_trigs_range_2kHz_step_10Hz_fring_500_250.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_0205.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_019.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_499_9905.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_100.png
Entry   Entered by Vincent Chaumat from 134.158.76.115 on Mon Dec 18 08:42:10 2023; Mesure Jitter 500MHz versur 10Hz jitter--00002.pngjitter--00003.png
ELOG V3.1.4-395e101