HOME Prise de donnees MML Controle commande Simulations Notes Hardware Ligne X Laser Interaction Diagnostiques Synchronisation
Synchronisation
  Elog synchro, Page 1 of 7  Not logged in ThomX    logo
Entry   Entered by Nicolas Delerue from 193.55.29.169 on Tue Feb 4 16:24:39 2020; Mise à jour XML synchro 
Entry   Entered by vincent.chaumat from 134.158.88.158 on Tue Oct 19 12:48:20 2021; DG3 (diag) output frequency 
Entry   Entered by Nicolas Delerue from 80.119.21.73 on Mon Dec 13 17:52:57 2021; Intervention IHM retards déclenchement 
Entry   Entered by Nicolas Delerue from 80.119.21.73 on Fri Dec 17 20:26:12 2021; Synchro éteinte 
Entry   Entered by Super Team from 134.158.195.141 on Fri Jan 14 10:44:08 2022; Démarrage des DS des générateurs de retard 
Entry   Entered by SC/HM/VS from 134.158.195.141 on Fri Feb 11 11:10:04 2022; DS miroirs lasers M4 et M5 Screenshot_2022-02-11_11-29-03.png
Entry   Entered by Moutardier Alexandre from 134.158.195.142 on Mon Feb 14 10:15:13 2022; Recette synchro 
Entry   Entered by Nicolas Delerue from 134.158.195.144 on Mon Mar 7 14:49:13 2022; Probleme ecran Synthe linac 
    Reply   Entered by Nicolas Delerue from 134.158.195.144 on Mon Mar 7 14:49:13 2022; RE: Probleme ecran Synthe linac 
    Reply   Entered by Nicolas Delerue from 134.158.195.144 on Mon Mar 7 14:49:13 2022; RE: RE: Probleme ecran Synthe linac 
Entry   Entered by Vincent Chaumat from 134.158.88.158 on Wed Aug 24 09:59:25 2022; Modif synchro  22-08-2022-8M.pngJitter_ThomX_125Mhzring-Timing_DG1.jpg
Entry   Entered by Nicolas Delerue from 134.158.195.144 on Thu Jan 12 12:09:20 2023; Cable temporaire pour tests Anneau 
Entry   Entered by Nicolas Delerue from 134.158.88.175 on Tue Jun 13 13:00:12 2023; Pb insertion dephaseur SCR_PA01.PNGSCR_PA02.PNG
Entry   VC, ND; Intervention synchro 
Entry   VC, ND; Intervention synchro jitter13oct--CPLD-33lix33riclk33li.jpg
Entry   ND; Scope Signaux Baie 9 
    Reply   ND, VC; RE: Scope Signaux Baie 9 
    Reply   ND, VC; RE: RE: Scope Signaux Baie 9 
Entry   KD; puissance 500MHz RI 
Entry   VC, ND; Test programme CPLD linac_scan_freq_good_trigs_range_2kHz_step_10Hz_fring_500_250.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_0205.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_019.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_499_9905.pnglinac_scan_freq_good_trigs_range_2kHz_step_40Hz_fring_500_100.png
ELOG V3.1.4-395e101